| cap | gfx000 | gfx803 | gfx900 | gfx906 | gfx908 | gfx90a | gfx1010 | gfx1011 | gfx1012 | gfx1030 |
|---|---|---|---|---|---|---|---|---|---|---|
| HasMFMA_bf16_1k | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| HasAddLshl | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| HasAtomicAdd | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| HasCodeObjectV3 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| HasDirectToLds | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| HasExplicitCO | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| HasExplicitNC | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| HasLshlOr | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| HasMFMA | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| HasSMulHi | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| MaxLgkmcnt | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| MaxVmcnt | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| SupportedISA | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| SupportedSource | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| v_dot2_f32_f16 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| v_dot2c_f32_f16 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| v_fma_f16 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| v_fmac_f16 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| v_mac_f16 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| v_pk_fma_f16 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| v_pk_fmac_f16 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| v_fma_f32 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| v_fma_mix_f32 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| v_fmac_f32 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| v_mac_f32 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| v_mad_mix_f32 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| HasMFMA_f64 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| v_dot4_i32_i8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| v_dot4c_i32_i8 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| ArchAccUnifiedRegs | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| CMPXWritesSGPR | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| HasAccCD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| HasEccHalf | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| HasWave32 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| SeparateVscnt | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| Waitcnt0Disabled | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
Created
February 18, 2022 20:13
-
-
Save rigred/a2c6b98be16008f97dd9e899ec80fa87 to your computer and use it in GitHub Desktop.
ROCM 5.0 AMD GPU feature matrix
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment