Chester-Gillon

0. Introduction

Descibes notes about installing AlmaLinux 10.1 on a Dell Optiplex XE4 - see Notes about Milestone Husky IVO 350T Rev 3 reuse for notes about the PC which had been re-badged.

The processor is a 12th Gen Intel(R) Core(TM) i3-12100 CPU.

1. Initial install from AlmaLinux 10.0 live USB image

The initial state of the Dell Optiplex XE4 was:

1. Windows 11 Pro installed on a 256 GB SSD M.2.

Chester-Gillon

The following sequence is repeatible:

1. Copy AlmaLinux-10.0-x86_64_v2-Live-GNOME.iso to a Micro SD card as per AlmaLinux 10 initial look. That is using a USB to Micro SD adapter which doesn't provide write protection, even when Micro SD -> Micro SD to SD adapter with the switch set to the lock position -> USB to SD adpater.
2. Boot into Alma Linux 8 with the with the Micro SD present and writable. Verify the Micro SD contents against the source ISO file.
3. Reboot and use the BIOS boot menu to boot from the Micro SD card and the media check passes.
4. With a different PC booted into Windows 11 insert the Micro SD card in the USB adapter. Get some notifications from Windows about drive letters for the SD card content, but don't directly attempt to access the SD card contents.
5. Reboot the PC and use the BIOS boot menu to boot from the Micro SD card and the media check fails at 4.8%.
6. Comparing the Micro SD contents

Chester-Gillon

0. Introduction

This contains notes about re-use of a second hand Milestone Husky IVO 350T Rev 3 PC.

This is a re-badged Dell PC, from a video technology software company.

Husky IVO Dell models and driver links links to the Dell Optiplex XE4 (rev. 3) https://www.dell.com/support/home/da-dk/product-support/product/optiplex-xe4/drivers, for the Husky IVO 350T.

The Milestone Husky IVO™ 350T Rev. 3 Getting started and maintenance guide links to the Dell Installation and service manual for the OptiPlex XE4 Tower.

Chester-Gillon

0. Introduction

Contains notes about the ALINX VD100 Dev Board & Kit with AMD Versal AI Edge XCVE2302

1. Different hardware revisions

Noticed the product page linked above contains V2.0 at the start which suggests different hardware revisions may have been shipped. Looking at the history of the product page:

• April 22 2025 is the last version without V2.0
• June 06 2025 is the first version containing V2.0

Chester-Gillon

Have been using AXI Interconnect and SmartConnect in Vivado block designs to map multiple different peripherals to access via PCIe, without previously finding issues.

For the U200_100G_ether_simplex_tx went to add a second CMAC block.

The AXI SmartConnect assignments in the /xdma_0/M_AXI_LITE address space were:

Master Segment Name	Slave Segment	Offset	Range
SEG_cmac_usplus_0_Reg	/cmac_usplus_0/s_axi/Reg	0x0000	8K
SEG_axi_gpio_0_Reg	/axi_gpio_0/S_AXI/Reg	0x2000	8K
SEG_system_management_wiz_0_Reg	/system_management_wiz_0/S_AXI_LITE/Reg	0x4000	8K

Chester-Gillon

0. Introduction

Notes about 100G Ethernet switches for a home lab, looking for either:

• Cheap low port count new switches.
• Available second hand switches with possibly more ports than required.
• Options for mixing some low speed ports, as have some other 10G devices.

Found on Reddit "Cheap" 100G switches, pros and cons of each option? for initial suggestions.

1. Mikrotik CRS504-4XQ-IN

Chester-Gillon

0. Introduction

Contains notes about using the open-nic project on an Alveo U200.

1. Clone projects

1.1 Cloned tagged projects via open-nic, but doesn't support the U200

Using SmartGit cloned https://github.com/Xilinx/open-nic into ~/U200_open-nic/open-nic.

Chester-Gillon

0. Introduction

xilinx_7_series_bitstream.c was originally written for Xilinx 7 series devices, before subsequently adding support for Xilinx UltraScale and UltraScale+ devices.

1. 7K160T has no unprocessed data at the end of the bit stream

The 7K160T doesn't use SSI.

Convert the bit to bin file, to remove the header so the contents of the file is word aligned:

Chester-Gillon

0. Introduction

This contains notes about using a AMD Alveo™ U200 Data Center Accelerator Card (Active)

The card was second hand and has been installed in slot 2 on a HP Z6 G4 workstation, with the 8-pin aux power cable connected. This is a PCle3 x16 slot connected to the CPU. The slot 2 BIOS settings were the following, with Hot Plug enabled since had previously used other FPGA boards in the slot:

Slot 2 PCI Express x16
	Disable
	*Enable
Slot 2 Option Rom Download

Chester-Gillon

0. Introduction

This contains notes about using the Xilinx FPGA development Kintex ku3p ultra scale + development XCKU3P-FFVB676. The branding is Alibaba Cloud with part number AS02MC04.

Read the Device DNA over JTAG and using AMD Device Lookup reports:

SpeedGrade1E

Device	XCKU3P
Package-Pin	FFVB676
Revision Code	AAZ